An Unbiased View of nvidia new headquarters
Nvidia exposed that it is ready to disable specific units, each that contains 256 KB of L2 cache and 8 ROPs, with out disabling whole memory controllers.[216] This will come at the price of dividing the memory bus into high velocity and very low pace segments that cannot be accessed concurrently Except if one particular segment is reading though t